Abstract-This paper addresses the problem of low-power fanout optimization for near-continuous-size inverter libraries. It is demonstrated that because of neglecting short-circuit current, previous techniques proposed to optimize the area of a fanout tree may result in excessive power consumption. This paper describes how the problem of low-power fanout optimization can be reduced to inverter-chain optimization problem and formulates the minimization of the total power consumption of an inverter chain as a geometric program. Moreover, it describes an efficient method to minimize the total power consumption of a fanout tree by using multiple-channel-length (multi-L Gate ) and multiplethreshold-voltage (multi-V t ) techniques. Experimental results show that the proposed technique can reduce the power consumption of the fanout trees by an average of 11.17% over SIS fanoutoptimization program.
I. INTRODUCTION
V ERY often, in very large scale integration circuits, a signal needs to be distributed to several destinations under a required timing constraint at each destination. In practice, there may also be a limitation on the load that can be driven by the source signal. Fanout optimization is the problem of building an inverter tree topology between a source and some sinks and sizing the inverters so that the driving capacitance at the source is less than an upper bound, and the timing constraints at sinks are met, while an objective function is minimized [1] - [3] . Different objective functions have been considered for the fanout optimization problem, such as minimizing area [2] - [5] , minimizing power consumption [4] , [6] , and minimizing load on the source [7] .
Unlike buffer insertion which is a back-end process and is performed after the global routing when the interconnect information is available, fanout optimization is performed during logic synthesis often interleaved with the technology-mapping process in order to provide the global placer with accurate information about the number and sizes of the logic gates in the netlist. The fanout optimization problem to achieve minimum area for libraries with discrete sizes has been proven to be NPcomplete [1] , [8] . However, it has been shown that using an inverter library with near-continuous sizes greatly simplifies the problem [9] . More precisely, the assumption of near-continuous library allows one to model the problem as a mathematical optimization problem with continuous variables and solve it efficiently. With the utilization of a near-continuous library, the mapping of optimized continuous variables to discrete ones in the library results in a near-optimal solution.
Several techniques have been proposed to address the fanout optimization problem using simplified delay models. Reference [7] , for example, introduced two transformations, namely, "merging" and "splitting," used to convert any fanout tree to a set of inverter chains. It was shown that these transformations maintain the area, delay, and input capacitance. Using the transformation introduced in [7] , the authors of [2] proposed a logical-effort-based fanout optimizer for area which attempts to minimize the total buffer area under the required time and input-capacitance constraints.
Although much research has been done to address fanout optimization problem, there is little work on low-power fanout optimization. More specifically, since both dynamic-and leakage-power dissipations of a fanout chain are proportional to its area, it has been widely accepted that power minimization of the fanout tree is equivalent to its area optimization [4] , [6] . In this paper, however, we show that, due to short-circuit power dissipation, minimizing area does not necessarily result in a minimized power-dissipation solution. In particular, the solution obtained from an area-optimized fanout tree may dissipate excessive short-circuit power. We formulate the problem of minimizing the power dissipation of a fanout chain and show how to build a fanout tree out of these power-optimized chains. Additionally, to suppress the leakage-power dissipation in a fanout tree, we use multiple-channel-length (multi-L Gate ) [10] , [11] and multiple-threshold-voltage (multi-V t ) techniques. In the presence of multi-L Gate and multi-V t options, we accurately model the delay and power dissipation of inverters as posynomials; therefore, our proposed problem formulation results in a convex mathematical program comprising of a posynomial objective function with posynomial inequality constraints.
When there is only one sink, the fanout tree is reduced to a chain of inverters between the source and sink, and the fanout optimization problem becomes that of finding the number and sizes of the inverters to satisfy the input-capacitance and 0278-0070/$25.00 © 2009 IEEE timing constraints while minimizing some objective function such as area or power dissipation. For multiple sinks, on the other hand, by using the split and merge transformations [7] or by limiting the types of the fanout trees to the so-called LTtrees [1] , a fanout tree can be constructed from the inverter chains. In this paper, we use fanout chain to describe the fanout topology with one sink and fanout tree to describe it when there are multiple sinks.
The remainder of this paper is organized as follows. Section II describes the delay and power models that will be used throughout this paper. Section III investigates the problem of minimizing the area of a fanout chain and shows that a minimized-area fanout chain may dissipate excessive short-circuit power. Section IV formulates the problem of lowpower fanout chain optimization (i.e., when there is only one sink). Section V shows how a low-power fanout tree can be constructed from the fanout chains. Simulation results and conclusions are given in Sections VI and VII, respectively.
II. DELAY AND POWER MODELS

A. Delay Model
The delay model we use in this paper is based on logical effort [12] . The logical effort is a technique for modeling and analyzing delay in CMOS circuits and has been widely used to solve a variety of synthesis problems including technology mapping [13] , [14] , gate sizing [15] , and fanout optimization [2] , [6] , [7] . Additionally, it has also been incorporated in some industry synthesis tools [16] , [17] . Although the accuracy of logical-effort delay model is reduced for deep-submicrometer devices, the main advantage of this technique is that it is very simple, quite efficient, and exhibits high fidelity as far as the gate-propagation delays are concerned. Therefore, it has found broad applications in the early design stages, when the interconnect information is not available. By using this technique, the initial sizing of logic gates can be performed and the results provided to a global placer. After doing the placement/routing and extracting interconnect information, more accurate models, e.g., nonlinear delay models or lookup tables, may be used for delay analysis and resizing of the gates if needed. In this section, we first review this model and then describe its extension to handle multi-V t and multi-L Gate techniques.
Using the notion of logical effort, the delay of a gate with input capacitance C in , which drives the load capacitance C L , is modeled as
where τ 0 is a conversion coefficient that characterizes the semiconductor process being used and converts the unitless part p + gh to a time unit. For the sake of simplicity, in the remainder of this paper, we set τ 0 to one. Parameter p denotes the parasitic delay of the gate. The major contributor to the parasitic delay is the capacitance of the source/drain regions of the transistors that drive the output. Parameter g denotes the "logical effort" of the gate which depends only on the topology of the gate and its relative ability to produce output current.
Finally, parameter h denotes the "electrical effort" of the gate and is defined as the ratio of the output capacitance of the gate to its input capacitance, i.e., h = C L /C in . For an inverter, the value of logical effort g equals one and can be shown that p is the ratio of output-diffusion capacitance to input-gate capacitance of the template inverter, denoted by p 0 = C diff,T /C in,T . Notice that since both input-gate and diffusion capacitances of an inverter are scaled linearly by changing the inverter's size, for a scaled inverter, the ratio of diffusionto-gate capacitance remains constant, i.e.,
where C diff is the diffusion capacitance at the output and C in is the gate capacitance at the input. In the following, we show how to extend the concept of logical effort to handle multi-V t and multi-L Gate technologies. It is known that, when the threshold voltage of a gate is changed, the new delay can be obtained from the alpha-power law [18] by the following:
where α is a technology parameter which is around 1. 
where g v and p v are the logical effort and parasitic delay for an arbitrary threshold voltage v.
Equations (1) and (4) are based on the assumption that the channel length of the gate L is equal to the nominal channel length of the technology L nom . In a multi-L Gate technology, however, the delay of a logic gate is an increasing function of the channel length. Our SPICE simulations [19] show that when the channel length of an inverter is increased, the new delay can be obtained from the following:
where l is the normalized channel length, i.e., l = L Gate /L nom , and β d is a fitting parameter. Moreover, d 0 is the delay under the nominal channel length, while d l is the delay of the gate with the normalized channel length l.
Using (5), one can easily establish that, in a multi-L Gate technology, values of the logical effort and parasitic delay change as follows: 
B. Power-Dissipation Model
The power dissipation of a CMOS gate has three components: capacitive power, short-circuit power, and leakage power.
1) Capacitive-Power Dissipation: The capacitive power dissipated in inverter capacitances, i.e., input-gate capacitance and output-diffusion capacitance, is equal to
where α is the switching activity of the inverter, f is the frequency, V dd is the supply voltage, and C is the sum of the input-gate capacitance and output-diffusion capacitance of the inverter, i.e., C = C diff +C in . By using (2), (7) can be rewritten as
In a multi-L Gate technology, the input-gate capacitance of the inverter increases as a result of biasing the channel length, while the diffusion capacitance remains unchanged. Therefore, the capacitive-power dissipation is obtained from
where C in denotes the input capacitance of the inverter under nominal gate length.
2) Short-Circuit Power Dissipation: The second source of power dissipation in digital circuits is short-circuit current. If a circuit is well designed, its short-circuit power dissipation is about 10%-20% of the capacitive-power dissipation [20] .
Several techniques have been proposed to address the problem of short-circuit power estimation [20] , but due to their complexity, their use tend to be impractical during gate-level optimization. In this paper, by observing the fact that shortcircuit power dissipation of an inverter is a linear function of its size and input transition time [20] and also the fact that input transition time itself can be approximated as a linear function of the electrical effort of its fan-in gate (see Fig. 1 ), the short-circuit power dissipation of the ith inverter in a chain is calculated as
where A sc is the short-circuit factor which is a technologydependent parameter, h i−1 is the electrical effort of the (i − 1)th inverter, and C in is the input capacitance of the ith inverter. From Fig. 1 , one can see that this technique, despite its simplicity, is accurate enough to be used in gate-level optimization.
From (8) and (10), one can see that the ratio of the shortcircuit to the dynamic-power dissipation of an inverter can be expressed as
For various values of h i−1 , this ratio is shown in Fig. 1 . It should be noted that, in a multi-V t inverter chain, the short-circuit power dissipation, and, consequently, k sc of the ith inverter (henceforth, denoted as k sc,i ), is a function of the threshold voltages of the ith inverter and its driver (i.e., the (i − 1)th inverter). If there are m threshold voltages in the library, then there will be m 2 distinct values for k sc,i 's. Utilizing longer channel length for PMOS and NMOS transistors in a CMOS inverter increases the threshold voltage of both transistors; therefore, the time during which both NMOS and PMOS transistors are on during the output transition is decreased. Thus, the short-circuit power consumption of the inverter is reduced. On the other hand, since the output slew time of an inverter increases when using a longer channel length, the short-circuit power of the fanout gate increases. Therefore, in an inverter chain, the short-circuit power dissipation of the ith inverter is inversely proportional to the channel length of the inverter, i.e., l i , and directly proportional to the channel length of its driver, i.e., l i−1 . Based on these observations, we model the short-circuit power dissipation of the ith inverter in a chain as
where β sc1 and β sc2 are technology constants found by fitting (12) to data extracted from SPICE level simulations. It should be mentioned that, although the accuracy of the model is reduced for large l i 's, since for these values of l i the shortcircuit power dissipation becomes quite small as compared to the capacitive power, the error in the total power-consumption model remains small [19] .
C. Leakage-Power Dissipation
The third source of the power dissipation is the leakage current. In the present CMOS technologies, the major components of the leakage current are subthreshold and gate-tunneling currents [21] . The subthreshold leakage is the drain-source current of a transistor operating in the weak-inversion region which can be expressed as [21] 
where A sub = (kT /q) 2 exp(1.8), μ 0 is the zero-bias mobility, C ox is the gate-oxide capacitance per unit area, w and L eff denote the width and effective length of the transistor, respectively, k is the Boltzmann constant, T is the absolute temperature, and q is the electrical charge of an electron. In addition, V t0 is the zero-biased threshold voltage, γ is the linearized bodyeffect coefficient, η denotes the drain-induced barrier-lowering coefficient, and n is the subthreshold swing coefficient of the transistor.
Let C N denote the input capacitance of an NMOS transistor. Since V ds of the off transistor is V dd which is more than a few kT /q ≈ 26 mV and noting that in an NMOS transistor w N = C N /(L eff C ox ), the subthreshold leakage power of an NMOS transistor can be written as (14) where λ = q/n kT and
eff exp(ληV dd ) are technology constants. A similar formula can be derived for the subthreshold leakage power of a PMOS transistor. From the subthreshold leakage-power expressions for the NMOS and PMOS transistors, the subthreshold leakage-power dissipation of an inverter P sub can be written as
where ρ is the probability that the input of the inverter is at logic 1. If the ratio of the width of the PMOS transistor to that of the NMOS transistor is γ, i.e., w P /w N = γ, by considering the fact that for an inverter C in = C N + C P , (15) can be rewritten as
From (16), one can see that increasing the threshold voltage results in an exponential decrease in subthreshold leakage current. Based on this observation, multi-V t and gate-length biasing techniques have been proposed to reduce the leakagepower dissipation. Without losing generality, we assume that the threshold voltages of the NMOS and PMOS transistors are equal. In this case, when the threshold voltage of an inverter is changed to v, the new subthreshold leakage-power consumption is obtained as
Utilizing a longer channel length for an inverter increases the threshold voltage of both PMOS and NMOS transistors, which in turn reduces the subthreshold leakage. Based on these observations, we model the subthreshold power dissipation of the ith inverter in an inverter chain as
where β sub is a technology constant. SPICE simulations show that, despite its simplicity, this model is quite accurate [19] .
The other major source of the leakage-power dissipation is the gate-oxide tunneling current. If SiO 2 is used for the gate oxide, the main source of gate-oxide tunneling leakage in CMOS circuits is the gate-to-channel tunneling current of the on NMOS transistors, which can be modeled as [21] , [22] 
tox Vox (19) where A ox and B ox are technology constants, t ox is the oxide thickness, and V ox is the potential drop across the oxide. When the transistor is on, V ox = V gs − ψ s , where ψ s is the surface potential of the transistor. Ignoring the gate-tunneling leakage of the PMOS transistor, the gate tunneling leakage-power dissipation of an inverter P ox can be calculated by
where
is independent of the size and the threshold voltage of the inverter. From (19) , one can see that the gate-oxide tunneling leakage is proportional to the area of the gate; therefore, in a multi-L Gate technology, (20) should be modified as
III. MINIMUM-AREA FANOUT CHAIN
In minimizing the area of a fanout chain, shown in Fig. 2 , the goal is to find the number of inverters in the chain and their corresponding sizes so that the delay constraint for the sink and the load-capacitance constraint for the source are satisfied, while the total area of the chain is minimized
where T is the required time at the sink, C 1 is the input capacitance of the first inverter, and C in,max is the maximum tolerable load at the source. In [2] , based on the fact that the area of an inverter chain is proportional to the sum of input capacitance of the inverters in the chain and noticing that in an inverter chain with n inverters, the input capacitance of the ith inverter can be expressed as
shown that the problem of minimizing the area of the chain with n inverters can be formulated in the logical effort notion as
where C L is the load capacitance and h = (h 1 , . . . , h n ).
Problem stated in (23) is called the Fanout Chain
Optimization for Area with n inverters [FCOA(n)]. The minimized-area fanout chain can be found by solving FCOA(n) for different values of n. However, depending on the polarity of the sink, only even or odd values for n should be considered. On the other hand, it can be shown that [2] for a fixed number of inverters in the chain (i.e., a fixed n), (23) will have a solution when n(C L /C in,max ) 1/n + np 0 ≤ T . This inequality defines a lower bound and an upper bound for the values of n, satisfying the constraints of (23), and limits the number of FCOA(n) instances needed to be solved to find the minimum-area fanout chain [2] .
Lemma 1: In the optimum solution of FCOA(n), the delay of the fanout chain is exactly equal to the required time T , i.e., [2] 
A. Convex Representation
In the following, we show one important property of FCOA(n) which guarantees that the problem of minimizing area of a fanout chain has an optimal polynomial-time solution. More precisely, we show with a slight modification the problem shown in (23) is converted to a convex program. A convex optimization problem is one of the form [23] 
where the functions f 0 , . . . , f m : n → are convex, b 1 , . . . , b m are some positive real numbers, and x = (x 1 , . . . , x n ) is a vector. One important property of convex optimization problem is that a local optimal solution is also the global optimum solution.
Lemma 2:
Proof: It is removed for brevity. Interested reader may refer to [19] for the proof.
Theorem 1: By changing the second constraint of FCOA(n) as
FCOA(n) becomes a convex optimization problem for all values of n. Proof: According to Lemma 2, the objective function of FCOA(n) is a summation of convex functions, and because the summation operation preserves the convexity property [23] , the objective function of the problem given by (23) is convex. On the other hand, the first constraint of (23) is a linear function of h i 's; hence, it is convex. The function f ( x) = n i=1 x i is neither convex nor concave [23] . However, according to Lemma 2, by rewriting it as (26), it becomes convex. Since the objective function and constraints of (23) are convex on ++ , the mathematical problem stated in (23) is convex.
Since FCOA(n) is a convex program, it can be efficiently solved by using standard mathematical program solvers.
B. Minimum-Area Versus Minimum-Power Fanout Chain
Since both dynamic-and leakage-power dissipations of a fanout chain are proportional to its area, it has been widely accepted that power minimization of a fanout chain is equivalent to its area optimization [4] , [6] . In the following, however, we show that due to short-circuit power dissipation, minimizing area does not necessarily result in a minimizedpower-dissipation solution, and the solution obtained from an area-optimization technique may dissipate excessive shortcircuit power.
First, note if the constraints of (23) do not intersect at any point, i.e., n(C L /C in,max ) 1/n + np 0 > T , there is no solution for the problem. On the other hand, if the intersection of the constraints of (23) results in exactly one point, i.e., when n(C L /C in,max ) 1/n + np 0 = T , the only solution to FCOA(n) is when all h i 's are equal to T /n − p 0 . In other cases, the optimization problem (23) can be solved by using the Lagrangian relaxation technique. In this technique, the constraints are relaxed and summed up in the objective function after multiplying them by nonnegative coefficients, called the Lagrange multipliers. The new objective function is called the Lagrangian. In FCOA(n), the Lagrangian is written as (27) where λ 1 and λ 2 are nonnegative Lagrange multipliers, h = (h 1 , . . . , h n ), and
The set of Kuhn-Tucker conditions implies that at the optimal solution of FCOA(n)
Now, considering the first set of conditions shown in (28), from ∂L/∂h 1 = 0, it is concluded that
where π i is defined as
Similarly, because ∂L/∂h i = ∂L/∂h i+1 = 0, we have h i ∂L/∂h i = h i+1 ∂L/∂h i+1 , which results in
One immediate result of (33) is that, in the optimal solution of FCOA(n), the values of h i 's are increasing, i.e.,
The equality happens if, and only if, the required time and input-capacitance constraints intersect at exactly one point. Going back to the remaining Kuhn-Tucker conditions, from Lemma 1, one can see that (29) is already satisfied. The remaining condition, as given in (30), implies that one of its terms is zero. If the input-capacitance constraint of the optimization problem is "loose," i.e., in the optimal solution H 0 < n i=1 h i , it is necessary that λ 2 = 0. In this case, (31) implies that λ 1 = 1/(h 1 π 1 ) and (33) may be rewritten as
Similarly
and since π i = h i π i+1 , from (35) and (36), it is concluded that
where h 0 = 0. Equation (37) is a recursive equation from which the values of all h i 's may be found as functions of h 1 . Plugging the values of h i 's as functions of h 1 into (24) and solving the polynomial equation, the value of h 1 which minimizes the objective function is found. To the best of our knowledge, there is no closed-form solution to (37); however, one important property of this recurrence equation may be expressed by the following lemma.
Lemma 3: In recurrence (37)
From Lemma 3, one can see that when the input-capacitance constraint of FCOA(n) is loose, in the optimal solution of (23), the values of h i 's grow exponentially, and based on (11) and Fig. 1 , the ratio of short-circuit to dynamic-power dissipation of the inverters grows accordingly.
IV. LOW-POWER FANOUT CHAINS
The discussion in Section III establishes that minimizing the area of a fanout chain will not minimize its power consumption. In this section, we generalize the problem and propose a mathematic program for low-power fanout chain design in multi-V t and multi-L Gate technologies. More precisely, we assume that m discrete threshold voltages are available to be used in the inverters of the chain. In addition, we assume that the channel length of inverters can be increased up to L max . The objective is to find the optimal number of inverters and their corresponding threshold voltages, channel lengths, and sizes to achieve the minimum power consumption in the active mode. When m = 1 and L max = L nom , this problem simply becomes that of finding the optimal number of inverters and their corresponding sizes.
A. Problem Formulation
A multi-V t and multi-L Gate fanout chain is shown in Fig. 3 . In this figure, h i 's denote the electrical efforts of the inverters, C i 's are the input capacitances, l i 's denote the channel lengths, and v i 's are the threshold voltages of the inverters. The goal is to find the number of inverters, n, h i 's, l i 's, and v i 's to minimize the total power dissipation while meeting both a timing constraint and an input-capacitance upper bound constraint. Moreover, there is an upper bound on the length of the channel, and the threshold voltage of each inverter should be selected from a given set of available threshold voltages.
Since increasing the channel length increases the threshold voltage of a transistor as well, we do not consider increasing both the channel length and threshold voltage of an inverter because the delay penalty tends to be too high. Moreover, we assume that a multi-V t design is achieved by ion implantation in the channel of the gate. Since changing the channel doping has negligible effect on the diffusion and gate capacitance, this assumption implies that the dynamic-and gate-tunneling leakage-power consumptions are not affected by changing threshold voltages. However, changing the threshold voltage of an inverter alters its delay and subthreshold leakage according to (4) and (16) . On the other hand, as discussed in Section II-B, this change also has an effect on the short-circuit power consumption of the fanout chain. Changing the channel length, on the other hand, alters delay and all components of power dissipation, as described in Section II-B.
To simplify the equations, without loss of generality, we assume that the driver and load of the chain are fixed-sized inverters. The driver is called the zeroth inverter, while the load is called the (n + 1)th inverter.
Using the formulation derived in Section II, the power dissipation of the ith inverter in the chain with the normalized channel length l i can be expressed as
where γ i = (l i + p 0 )/(1 + p 0 ). Moreover, k sub,i is obtained from (17) , and k sc,i is the short-circuit factor for the ith inverter. Therefore, the problem of optimizing the fanout chain for power dissipation becomes
where p i and g i are the parasitic delay and logical effort of the ith inverter which operates with the threshold voltage of v i . The first two constraints in (40) are the delay and input-capacitance constraints while the third constraint of (40) imposes that there is an upper bound on the length of the channels. Finally, the forth constraint of (40) enforces the threshold voltages of the transistors of the inverters to be from the set of available threshold voltages {V 1 , . . . , V m }, where V 1 is the nominal threshold voltage, and V 1 ≤ · · · ≤ V m . The size and threshold voltage of the load are fixed; therefore, the dynamic-and leakage-power dissipations of the load inverter are constant. However, the short-circuit power dissipation of the load inverter is a function of the electrical effort of the last stage in the chain, i.e., h n ; thus, we include the short-circuit power dissipation of the load into the objective function.
Problem stated in (40), which is the Fanout Chain Optimization for minimum Power with n inverters, m threshold voltages, and an upper bound L max for the channel length, will be called FCOP(n, m, L max ) in the rest of this paper. To find the minimum-power fanout chain, FCOP(n, m, L max ) should be solved for different values of n. Based on the polarity of the sink, only even or odd numbers should be considered for n.
Lemma 4: In the FCOP(n, m, L max ) problem, the total electrical effort H is maximized when all v i 's are equal to V 1 , all l i 's are one, and all h i 's are equal.
Proof: The geometric mean of a number of positive numbers is less than or equal to their arithmetic mean. The equality holds if, and only if, all values are equal. From the first constraint, it can be seen that
From (41), it is concluded that in order to have a solution to FCOP(n, m, L max ), the following relation must hold:
Since p i ≥ p 0 , l i ≥ 1, and g i ≥ 1, the maximum of H happens when all h i 's are equal, all l i 's are equal to one, and all p i 's and g i 's assume their minimum values at p 0 and 1, respectively. The latter condition implies that all v i 's are equal. In this case, the maximum value of
n . According to Lemma 4, there is a maximum value for H, H max , for any given buffer count; on the other hand, since
Therefore, the only feasible buffer counts are those for which H max is not less than the ratio
One important property of FCOP(n, m, L max ) is that, in its optimal solution, the delay of the fanout chain may not be equal to the specified required time T . To see why this is true, notice that the objective function of FCOP(n, m, L max ) is not a decreasing function of h i 's or l i 's; therefore, increasing h i 's or l i 's up to the point that
If the design is not multi-L Gate , i.e., L max = L nom , then the third constraint in (40) will be eliminated from the problem, and values of all l i 's become one. Similarly, if the design is not multi-V t , i.e., m = 1, the fourth constraint in (40) is eliminated, and the values of all p i 's and g i 's become p 0 and 1, respectively. One can verify that constraints of FCOP(n, 1, L nom ) are the same as FCOA(n).
If the design is multi-V t , i.e., m ≥ 2, due to discrete values of v i 's in FCOP(n, m, L max ), a posynomial problem solver needs to enumerate all possible assignments of the threshold voltages, i.e., m n assignments, and solve the resulting mathematical program to find the minimum-power fanout chain by optimally selecting h i 's and l i 's. Due to its exponential runtime, such an enumeration is not possible. Hence, we use the same approach as in [6] to assign the threshold voltages. In this approach, the assignment of the threshold voltages is done as follows: starting from the source and going to sink, the values of the threshold voltages are increased. This heuristic called monotone assignment of the threshold voltages greatly simplifies the problem and reduces the number of possible candidates to nm.
It is known that each additional threshold voltage needs one more mask layer in the fabrication process which results in increasing the fabrication cost. As a result, in many cases, only two threshold voltages are utilized in the circuit. At the same time, there are studies that show that the benefit of having more than two threshold voltages is small [24] . Therefore, in the sequel, we concentrate on the problem of 2 − V t low-power fanout optimization, i.e., FCOP(n, 2, L max ). The results can be extended to handle more threshold voltages. It is worth mentioning that, in multi-L Gate technique, typically a limited and discrete number of L Gate values are chosen for leakage reduction. However, unlike the multi-V t technique, the number of discrete length values is not limited to two or three. This is due to the fact that different channel lengths can be created by simply changing the geometry of the device and using only one mask. Using discrete values for the channel length, however, is needed for mask production. That is why in our results, after optimally sizing the channel lengths, we round the channel lengths to the nearest 1 nm.
The pseudocode for the BestChain algorithm is provided in Fig. 4 . First, by using the result of Lemma 4, for a given C in,max , C L , and T , the BestChain algorithm finds the lower and upper bounds of n. Based on the polarity of the sink node, only even or odd numbers of inverters between these bounds are considered when searching for the optimum solution. For a given n, the BestChain algorithm attempts to solve the FCOP(n, 2, L max ) problem with all threshold voltages set to V 1 , i.e., the nominal threshold voltage. If there is no feasible solution, then the timing and/or input-capacitance constraints are too tight. The algorithm goes through a number of iterations where, in each iteration, the threshold voltages of the last m inverters in the chain are set to V 2 . This process is repeated until we find m such that there exists a feasible solution to the FCOP(n, 2, L max ) with m inverters but not with m + 2 inverters. In the pseudocode, function FCOP − F V finds the optimum solution to the FCOP(n, 2, L max ) problem with known threshold-voltage values as captured by the assignment vector v. More precisely, FCOP − F V algorithm finds l i 's of the first n − m inverters, which have the nominal threshold voltage, and also h i 's of all inverters. Note that since the FCOP − F V function is called for fixed v's, this optimization problem is the minimization of a posynomial function with posynomial inequality constraints. This posynomial formulation is translated into a convex one by a change of variables h i = exp(x i ) and l i = exp(y i ) and is solved in polynomial time [23] .
V. BUILDING A FANOUT TREE
In this section, we show how to build a fanout tree with more than one sink. Reference [7] introduced two transformations that could be performed on a fanout tree, namely, merging and splitting, and showed that these transformations preserve area, delay, and input capacitance of the fanout tree. We have extended the merging and splitting transformations to handle multi-V t and multi-L Gate fanout trees, as shown in Fig. 5 .
Theorem 2: The extended split/merge transformations applied to a multi-V t and multi-L Gate fanout tree as shown in Fig. 5 preserve the delay, input-capacitance, and powerdissipation values of the tree.
Proof: We provide the proof for the split transformation. Before splitting, the delay of the inverter is
while the input capacitance is (C 1 + C 2 )/h. After splitting the original inverter into two inverters with equal electrical efforts of h and equal channel length l and threshold voltages of v x , the delay through the inverter in either branch will be (p x + g x h)l β d while the input capacitances will be C 1 /h and C 2 /h which sum up to (C 1 + C 2 )/h. Therefore, this transformation preserves the delay and input-capacitance values. Since this transformation does not change the input capacitance, the electrical effort of the previous stage, which characterizes the short-circuit power dissipation of two inverters before the merge transformation, does not change; it is easy to see that the capacitive-and leakage-power consumptions of the tree remains the same after the transformation. Moreover, since this transformation does not change the channel length of the inverter transistors, the short-circuit power dissipations of C 1 and C 2 remain the same. Hence, the total power dissipation of the fanout tree before and after the split transformation remains the same.
Since extended split/merge transformations preserve the delay, input-capacitance, and power-dissipation values, by using these transformations, any fanout optimization problem with m sink nodes can be converted to m fanout chain optimization problems, whose respective power dissipations will be the same.
To apply these transformations, two issues should be addressed. The first issue is the input-capacitance allocation to different chains in a decomposed fanout tree, and the second issue is the validity of a continuous-size inverter library. In the following, we address these questions.
A. Input-Capacitance Allocation
The Input-Capacitance Allocation to achieve minimum Power (ICAP) problem is defined as follows: Given a number of sinks, each with a required time, polarity, and capacitive load, and a total budget on input capacitance C in,tot , allocate portions of C in,tot to each fanout chains such that the total power is minimized while the given constraints for all sinks are satisfied. In this section, we show that the ICAP problem is NP-complete, and we use a heuristic to allocate the input capacitance to different chains in a decomposed fanout tree.
Lemma 1: For a fixed number of inverters in a multi-V t and multi-L Gate fanout chain, the power cost is a decreasing function of the input-capacitance bound C in,max .
Proof: From the second constraint in (40), it is seen that increasing the input-capacitance constraint of a fanout chain expands the feasible space of the optimization problem. Therefore, there exists either a better solution with lower power consumption or one with the same power consumption; i.e., the power cost in a fanout chain is a decreasing function of the input-capacitance bound.
Theorem 3: The ICAP problem is NP-complete. Proof: To prove that ICAP is NP-complete, we show that the 0-1 Knapsack problem may be reduced to the ICAP problem. In the 0-1 Knapsack problem, there are some items, each with its own value and weight; the objective is to select some items such that the total value of the selected items is maximized while their total weight is not more than a given budget. In the ICAP problem, however, the objective is to minimize power. To make ICAP a maximization problem, we consider the negative of power as the objective function. According to Lemma 5, the power cost is a decreasing function of the input-capacitance constraint; therefore, the graph of the maximum of negative power over all inverter counts is shown as in Fig. 6 . Notice that this graph exhibits a piecewise behavior because power is represented by different functions for different inverter counts. The piecewise nature of power versus input capacitance helps us to reduce the 0-1 Knapsack problem to the ICAP problem.
This reduction is similar to the reduction of the Knapsack problem to the problem of input-capacitance allocation for minimum area; hence, it is omitted here (interested readers may refer to [2] for details). After proving that the ICAP is NP-hard, we show that the decision version of the ICAP can be tested in polynomial time. This is clearly true because one can add up the input capacitances of each branch and compare it with the input-capacitance budget in linear time. Therefore, the ICAP is in NP; since it was shown that the ICAP is NP-hard, therefore, the ICAP problem is NP-complete.
The heuristic we use for solving the ICAP problem is similar to that of [2] and starts by allocating the minimum input capacitance required for each branch to have a feasible fanout chain solution. Next, the remaining total input capacitance is divided between the chains in proportion to the positive slopes of H max,i versus n i for each branch i.
B. Discrete-Size Inverter Library
The second issue to address is the assumption of the availability of a continuous-size inverter library. In reality, in the ASIC libraries, although many different inverter sizes are available, these sizes are discrete (there are typically 8-16 different inverter sizes in an industrial state-of-the-art ASIC library). Therefore, the solution needs to be mapped onto one of the available inverters in the library. The main problem when rounding the inverter sizes is that it may result in significant errors. To address this problem, the authors in [2] defined a constant ε h and merged two inverters on different chains if the difference between their electrical efforts was less than or equal to ε h . Notice that, in general, two inverters are merged if the rounding error after merging is smaller than the sum of the rounding errors of inverters before the merge operation. We adopt the same heuristic with the additional requirement that the two candidate inverters should also have the same threshold voltage, and the difference between l 1 and l 2 should be smaller than a constant ε l . Merging is performed starting at the source of the signal and proceeds toward sinks.
VI. SIMULATION RESULTS
The proposed technique in Section IV, which we call LPFO, has been developed in the SIS framework [25] . The MOSEK convex optimization tool [26] has been used to solve the mathematical problems. To extract the parameters used in the optimization problems, we performed transistor-level simulation of devices in HSPICE [27] on a 65-nm technology node [28] . The simulations have been done at the frequency of 1 GHz, supply voltage of 1.1 V, and die temperature of 100
• C. Moreover, we assumed that the switching activity of the source node is 5%, and the probability of this node being at logic one is 0.5 in all circuits.
The parameters of this technology node are shown in Table I . In this table, k sc,LH is the short-circuit factor of an inverter whose threshold voltage is high while the threshold voltage of its driver is low. k sc,LL , k sc,HL , and k sc,HH are defined similarly. The values of short-circuit factors as well as k sub,low , k sub,high , and k ox are normalized with respect to k dyn . In this TABLE II  COMPARISON OF THE TOTAL POWER CONSUMPTION IN MINIMUM DELAY FANOUT CHAINS, LEOPARD, AND LPFO   TABLE III  COMPARISON OF SIS, LEOPARD, AND LFPO FANOUT OPTIMIZATION ALGORITHMS set of experiments, a standard cell library consisting of 16 different inverters was used to map the fanout trees.
To study the efficiency of our technique in reducing the power consumption of the fanout trees, we conducted two sets of experiments. In the first set of experiments, whose results are shown in Table II , we assumed that the options of multi-V t and multi-L Gate are not available in the library and compared the results of LPFO with the results of lowarea fanout optimization (LEOPARD) [2] for a few random problems in the form of fanout chains. In this table, C in,max denotes the maximum allowed capacitance at the input of the fanout chain, C out is the load capacitance, and pol is the polarity of the sink. In each fanout chain, first, the path delay was minimized using the technique proposed in [12] . Next, each chain was given some additional slack, and either LPFO or LEOPARD algorithm was invoked to minimize the power dissipation or the area of the fanout chain. Each optimized chain was mapped to the library of inverters, and detailed SPICE simulation was carried out on the circuit to measure the power consumption. From Table II , one can see that minimizing the area of the fanout chains in many cases increases the total power consumption. On the other hand, when the fanout chains are optimized for power, by increasing the available slack in the chain, the power reduction saturates at some point. From the table, the power consumption of the minimumpower fanout chains is not always a decreasing function of available slack. This is due to round-off error in mapping the continuous-size inverters to discrete-size inverters in the library.
The second set of experimental results compares LPFO with LEOPARD and the SIS fanout optimization program for a set of problems in the form of fanout trees. SIS runs different fanout optimization algorithms, namely, Two-Level, BottomUp, Balanced, LT-Tree, and reports the best one [1] . In this set of experiments, the same standard cell library used for LPFO and LEOPARD has been utilized as the SIS library. For each inverter, τ intrinsic and R out were specified for the SIS library delay model, and p 0 and τ 0 were specified for the logical-effort The fanout optimization programs of SIS were first used to perform fanout optimization for a set of problems. Next, the delay and input capacitance resulting from SIS were used as constraints for LPFO and LEOPARD. After performing the fanout optimization, the SPICE netlist for each circuit was generated, and detailed HSPICE simulation was performed to measure the delay and the power consumption of the circuit. The results of these experiments are reported in Table III . The first column is the name of the problem instance. The second column denotes the number of sinks in the fanout problem. Columns 3 and 4, respectively, show the area and power consumption of each fanout problem achieved by running the SIS fanout optimization; the remaining columns show the area and power reduction of LEOPARD and LPFO algorithms over corresponding values of SIS program. From Table III , one can see that fanout trees resulting from LEOPARD, on average, consume 11.79% more power than those achieved by SIS. Utilizing LPFO, on the other hand, reduces not only the power consumption of fanout trees by an average of 11.17% but also their area by an average of 29.64%.
Our last set of experimental results demonstrates how the size of inverter library affects the quality of results in the proposed technique (the size of a library is defined as the number of gates in it). Table IV shows the average and maximum error in power consumption of fanout chains (shown in Table II ) as a result of mapping continuous inverter sizes to discrete values in inverter libraries with different sizes. From this table, one can see that, with an inverter library size of ten or more, the mapping error becomes quite negligible. Note that in our problem setup and in the simulation results, we ignored the interconnect power dissipation and delay costs. The reason is that we do the fanout optimization during logic synthesis and prior to generating layout. Therefore, locations of the source and the sinks are not known. As a result, the interconnect delay information cannot be accurately modeled. It is thus reasonable to assume that the expected values of delay and power dissipation per wire in the inverter chain or the fanout tree are nearly the same. This constant contribution can, thus, be taken out of the problem formulation by properly adjusting the required time constraints on the sinks and adding a constant term to the total power equation.
VII. CONCLUSION
In this paper, we showed that the fanout optimization with area and power objective functions are not the same, and a fanout tree optimized for area may dissipate excessive shortcircuit power. By modeling all components of power dissipation, i.e., dynamic, short-circuit, subthreshold leakage, and gate tunneling leakage, we formulated the fanout optimization problem as a geometric program for a circuit with one sink. To reduce the leakage-power consumption, we proposed using multi-V t and multi-L Gate inverters in the fanout trees. Experimental results show that the proposed technique is effective in reducing the total power consumption of fanout trees.
